2018-12-15 07:20:10 -07:00
|
|
|
from nmigen import *
|
2018-12-22 16:56:02 -07:00
|
|
|
from nmigen.cli import main
|
2018-12-11 13:50:56 -07:00
|
|
|
|
|
|
|
|
|
|
|
class Adder:
|
|
|
|
def __init__(self, width):
|
|
|
|
self.a = Signal(width)
|
|
|
|
self.b = Signal(width)
|
|
|
|
self.o = Signal(width)
|
|
|
|
|
|
|
|
def get_fragment(self, platform):
|
2018-12-12 05:38:24 -07:00
|
|
|
m = Module()
|
|
|
|
m.d.comb += self.o.eq(self.a + self.b)
|
|
|
|
return m.lower(platform)
|
2018-12-11 13:50:56 -07:00
|
|
|
|
|
|
|
|
|
|
|
class Subtractor:
|
|
|
|
def __init__(self, width):
|
|
|
|
self.a = Signal(width)
|
|
|
|
self.b = Signal(width)
|
|
|
|
self.o = Signal(width)
|
|
|
|
|
|
|
|
def get_fragment(self, platform):
|
2018-12-12 05:38:24 -07:00
|
|
|
m = Module()
|
|
|
|
m.d.comb += self.o.eq(self.a - self.b)
|
|
|
|
return m.lower(platform)
|
2018-12-11 13:50:56 -07:00
|
|
|
|
|
|
|
|
|
|
|
class ALU:
|
|
|
|
def __init__(self, width):
|
|
|
|
self.op = Signal()
|
|
|
|
self.a = Signal(width)
|
|
|
|
self.b = Signal(width)
|
|
|
|
self.o = Signal(width)
|
|
|
|
|
|
|
|
self.add = Adder(width)
|
|
|
|
self.sub = Subtractor(width)
|
|
|
|
|
|
|
|
def get_fragment(self, platform):
|
2018-12-12 05:38:24 -07:00
|
|
|
m = Module()
|
|
|
|
m.submodules.add = self.add
|
|
|
|
m.submodules.sub = self.sub
|
|
|
|
m.d.comb += [
|
2018-12-11 13:50:56 -07:00
|
|
|
self.add.a.eq(self.a),
|
|
|
|
self.sub.a.eq(self.a),
|
|
|
|
self.add.b.eq(self.b),
|
|
|
|
self.sub.b.eq(self.b),
|
|
|
|
]
|
2018-12-12 05:38:24 -07:00
|
|
|
with m.If(self.op):
|
|
|
|
m.d.comb += self.o.eq(self.sub.o)
|
|
|
|
with m.Else():
|
|
|
|
m.d.comb += self.o.eq(self.add.o)
|
|
|
|
return m.lower(platform)
|
2018-12-11 13:50:56 -07:00
|
|
|
|
|
|
|
|
2018-12-22 16:56:02 -07:00
|
|
|
if __name__ == "__main__":
|
|
|
|
alu = ALU(width=16)
|
|
|
|
main(alu, ports=[alu.op, alu.a, alu.b, alu.o])
|