usb-tools/amaranth
1
0
Fork 0
Code Issues Pull requests Actions Packages Projects Releases Wiki Activity

vendor.xilinx_{7series,ultrascale}: remove grade property.

Browse source 
This was added in commit bfd4538d based on a misunderstanding of how
Xilinx part numbers work.
 * non-ultrascale 7-series parts don't have temperature grades;
 * ultrascale parts have temperature grade as a part of speed grade.
This commit is contained in:
whitequark 2020-07-08 09:08:00 +00:00
parent 6d417568ad
commit 23da2fdda6
2 changed files with 2 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
nmigen/vendor/xilinx_7series.py vendored
View file

@ -51,7 +51,6 @@ class Xilinx7SeriesPlatform(TemplatedPlatform):
device = abstractproperty() device = abstractproperty()
package = abstractproperty() package = abstractproperty()
speed = abstractproperty() speed = abstractproperty()
grade = None
required_tools = ["vivado"] required_tools = ["vivado"]
file_templates = { file_templates = {
@ -73,7 +72,7 @@ class Xilinx7SeriesPlatform(TemplatedPlatform):
""", """,
"{{name}}.tcl": r""" "{{name}}.tcl": r"""
# {{autogenerated}} # {{autogenerated}}
create_project -force -name {{name}} -part {{platform.device}}{{platform.package}}-{{platform.speed}}{{"-" + platform.grade if platform.grade else ""}} create_project -force -name {{name}} -part {{platform.device}}{{platform.package}}-{{platform.speed}}
{% for file in platform.iter_extra_files(".v", ".sv", ".vhd", ".vhdl") -%} {% for file in platform.iter_extra_files(".v", ".sv", ".vhd", ".vhdl") -%}
add_files {{file|tcl_escape}} add_files {{file|tcl_escape}}
{% endfor %} {% endfor %}

3
nmigen/vendor/xilinx_ultrascale.py vendored
View file

@ -51,7 +51,6 @@ class XilinxUltraScalePlatform(TemplatedPlatform):
device = abstractproperty() device = abstractproperty()
package = abstractproperty() package = abstractproperty()
speed = abstractproperty() speed = abstractproperty()
grade = None
required_tools = ["vivado"] required_tools = ["vivado"]
file_templates = { file_templates = {
@ -73,7 +72,7 @@ class XilinxUltraScalePlatform(TemplatedPlatform):
""", """,
"{{name}}.tcl": r""" "{{name}}.tcl": r"""
# {{autogenerated}} # {{autogenerated}}
create_project -force -name {{name}} -part {{platform.device}}-{{platform.package}}-{{platform.speed}}{{"-" + platform.grade if platform.grade else ""}} create_project -force -name {{name}} -part {{platform.device}}-{{platform.package}}-{{platform.speed}}
{% for file in platform.iter_extra_files(".v", ".sv", ".vhd", ".vhdl") -%} {% for file in platform.iter_extra_files(".v", ".sv", ".vhd", ".vhdl") -%}
add_files {{file|tcl_escape}} add_files {{file|tcl_escape}}
{% endfor %} {% endfor %}