usb-tools/amaranth
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

hdl.ast: add Value.xor, mapping to $reduce_xor.

Browse source 
Fixes #147.
This commit is contained in:
whitequark 2019-09-13 14:28:43 +00:00
parent b23a9794a4
commit 32310aecad
4 changed files with 23 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

4
nmigen/test/test_hdl_ast.py
View file

@ -259,6 +259,10 @@ class OperatorTestCase(FHDLTestCase):
v = Const(0b101).all()
self.assertEqual(repr(v), "(r& (const 3'd5))")
def test_xor(self):
v = Const(0b101).xor()
self.assertEqual(repr(v), "(r^ (const 3'd5))")
def test_hash(self):
with self.assertRaises(TypeError):
hash(Const(0) + Const(0))

6
nmigen/test/test_sim.py
View file

@ -69,6 +69,12 @@ class SimulatorUnitTestCase(FHDLTestCase):
self.assertStatement(stmt, [C(0b01, 2)], C(0))
self.assertStatement(stmt, [C(0b11, 2)], C(1))
def test_xor(self):
stmt = lambda y, a: y.eq(a.xor())
self.assertStatement(stmt, [C(0b00, 2)], C(0))
self.assertStatement(stmt, [C(0b01, 2)], C(1))
self.assertStatement(stmt, [C(0b11, 2)], C(0))
def test_add(self):
stmt = lambda y, a, b: y.eq(a + b)
self.assertStatement(stmt, [C(0, 4), C(1, 4)], C(1, 4))