hdl.dsl: gracefully handle FSM with no states.
This commit is contained in:
parent
146f3cb684
commit
3388b5b085
2 changed files with 10 additions and 0 deletions
|
|
@ -449,6 +449,14 @@ class DSLTestCase(FHDLTestCase):
|
|||
)
|
||||
""")
|
||||
|
||||
def test_FSM_empty(self):
|
||||
m = Module()
|
||||
with m.FSM():
|
||||
pass
|
||||
self.assertRepr(m._statements, """
|
||||
()
|
||||
""")
|
||||
|
||||
def test_FSM_wrong_redefined(self):
|
||||
m = Module()
|
||||
with m.FSM():
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue