lib.cdc: fix tests to actually run.
This commit is contained in:
parent
849c649259
commit
39eb2e8fa7
|
@ -860,7 +860,7 @@ class Delay(Statement):
|
||||||
|
|
||||||
|
|
||||||
class Tick(Statement):
|
class Tick(Statement):
|
||||||
def __init__(self, domain):
|
def __init__(self, domain="sync"):
|
||||||
self.domain = str(domain)
|
self.domain = str(domain)
|
||||||
|
|
||||||
def _rhs_signals(self):
|
def _rhs_signals(self):
|
||||||
|
|
|
@ -21,6 +21,7 @@ class MultiRegTestCase(FHDLTestCase):
|
||||||
yield Tick()
|
yield Tick()
|
||||||
self.assertEqual((yield o), 1)
|
self.assertEqual((yield o), 1)
|
||||||
sim.add_process(process)
|
sim.add_process(process)
|
||||||
|
sim.run()
|
||||||
|
|
||||||
def test_basic(self):
|
def test_basic(self):
|
||||||
i = Signal(reset=1)
|
i = Signal(reset=1)
|
||||||
|
@ -38,3 +39,4 @@ class MultiRegTestCase(FHDLTestCase):
|
||||||
yield Tick()
|
yield Tick()
|
||||||
self.assertEqual((yield o), 0)
|
self.assertEqual((yield o), 0)
|
||||||
sim.add_process(process)
|
sim.add_process(process)
|
||||||
|
sim.run()
|
||||||
|
|
Loading…
Reference in a new issue