back.rtlil: it is not necessary to match binop operand width.
This commit is contained in:
parent
905920aa76
commit
3a1dae591b
|
@ -490,7 +490,6 @@ class _RHSValueCompiler(_ValueCompiler):
|
|||
rhs_wire = self(rhs)
|
||||
else:
|
||||
lhs_sign = rhs_sign = True
|
||||
lhs_bits = rhs_bits = max(lhs_bits, rhs_bits)
|
||||
lhs_wire = self.match_shape(lhs, lhs_bits, lhs_sign)
|
||||
rhs_wire = self.match_shape(rhs, rhs_bits, rhs_sign)
|
||||
res_bits, res_sign = value.shape()
|
||||
|
|
Loading…
Reference in a new issue