test.compat: reenable tests converting to Verilog.
This commit is contained in:
parent
4887771e4a
commit
7890c0adc8
2 changed files with 4 additions and 4 deletions
|
|
@ -1,6 +1,6 @@
|
|||
import warnings
|
||||
|
||||
from ...hdl import Fragment
|
||||
from ...hdl.ir import Fragment
|
||||
from ...back import verilog
|
||||
from .conv_output import ConvOutput
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue