usb-tools/amaranth
1
0
Fork 0
Code Issues Pull requests Actions Packages Projects Releases Wiki Activity

hdl.mem: fix naming of registers inside unnamed memories.

Browse source 
Before this commit, `None` would leak into the vcd file with pysim.
This commit is contained in:
whitequark 2019-07-02 18:37:02 +00:00
parent 20553b1478
commit 7cc0b8cbf0
1 changed files with 2 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
nmigen/hdl/mem.py
View file

@ -27,7 +27,8 @@ class Memory:
self._array = Array() self._array = Array()
if simulate: if simulate:
for addr in range(self.depth): for addr in range(self.depth):
self._array.append(Signal(self.width, name="{}({})".format(name, addr))) self._array.append(Signal(self.width, name="{}({})"
.format(name or "memory", addr)))
self.init = init self.init = init