usb-tools/amaranth
1
0
Fork 0
Code Issues Pull requests Actions Packages Projects Releases Wiki Activity

Remove remaining traces of $verilog_initial_trigger.

Browse source 
This construct was originally removed in commit b452e0e8. It has not been relevant since Yosys 0.10.
This commit is contained in:
Catherine 2023-12-07 21:03:39 +00:00
parent 120375dabe
commit 7db049f37f
4 changed files with 0 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
amaranth/vendor/_gowin.py
View file

@ -227,7 +227,6 @@ class GowinPlatform(TemplatedPlatform):
read_ilang {{file}} read_ilang {{file}}
{% endfor %} {% endfor %}
read_ilang {{name}}.il read_ilang {{name}}.il
delete w:$verilog_initial_trigger
{{get_override("script_after_read")|default("# (script_after_read placeholder)")}} {{get_override("script_after_read")|default("# (script_after_read placeholder)")}}
synth_gowin {{get_override("synth_opts")|options}} -top {{name}} -json {{name}}.syn.json synth_gowin {{get_override("synth_opts")|options}} -top {{name}} -json {{name}}.syn.json
{{get_override("script_after_synth")|default("# (script_after_synth placeholder)")}} {{get_override("script_after_synth")|default("# (script_after_synth placeholder)")}}

1
amaranth/vendor/_intel.py
View file

@ -197,7 +197,6 @@ class IntelPlatform(TemplatedPlatform):
read_ilang {{file}} read_ilang {{file}}
{% endfor %} {% endfor %}
read_ilang {{name}}.il read_ilang {{name}}.il
delete w:$verilog_initial_trigger
{{get_override("script_after_read")|default("# (script_after_read placeholder)")}} {{get_override("script_after_read")|default("# (script_after_read placeholder)")}}
synth_intel_alm {{get_override("synth_opts")|options}} -top {{name}} synth_intel_alm {{get_override("synth_opts")|options}} -top {{name}}
{{get_override("script_after_synth")|default("# (script_after_synth placeholder)")}} {{get_override("script_after_synth")|default("# (script_after_synth placeholder)")}}

1
amaranth/vendor/_lattice_ecp5.py
View file

@ -117,7 +117,6 @@ class LatticeECP5Platform(TemplatedPlatform):
read_ilang {{file}} read_ilang {{file}}
{% endfor %} {% endfor %}
read_ilang {{name}}.il read_ilang {{name}}.il
delete w:$verilog_initial_trigger
{{get_override("script_after_read")|default("# (script_after_read placeholder)")}} {{get_override("script_after_read")|default("# (script_after_read placeholder)")}}
synth_ecp5 {{get_override("synth_opts")|options}} -top {{name}} synth_ecp5 {{get_override("synth_opts")|options}} -top {{name}}
{{get_override("script_after_synth")|default("# (script_after_synth placeholder)")}} {{get_override("script_after_synth")|default("# (script_after_synth placeholder)")}}

1
amaranth/vendor/_lattice_ice40.py
View file

@ -119,7 +119,6 @@ class LatticeICE40Platform(TemplatedPlatform):
read_ilang {{file}} read_ilang {{file}}
{% endfor %} {% endfor %}
read_ilang {{name}}.il read_ilang {{name}}.il
delete w:$verilog_initial_trigger
{{get_override("script_after_read")|default("# (script_after_read placeholder)")}} {{get_override("script_after_read")|default("# (script_after_read placeholder)")}}
synth_ice40 {{get_override("synth_opts")|options}} -top {{name}} synth_ice40 {{get_override("synth_opts")|options}} -top {{name}}
{{get_override("script_after_synth")|default("# (script_after_synth placeholder)")}} {{get_override("script_after_synth")|default("# (script_after_synth placeholder)")}}