usb-tools/amaranth
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

hdl.dsl: type check when adding to m.domains.

Browse source
This commit is contained in:
whitequark 2020-02-06 15:19:16 +00:00
parent 31cd72c0b6
commit 86b57fe6b6
2 changed files with 16 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

7
nmigen/hdl/dsl.py
View file

@ -9,6 +9,7 @@ from .._utils import flatten, bits_for, deprecated
from .. import tracer
from .ast import *
from .ir import *
from .cd import *
from .xfrm import *
@ -107,10 +108,16 @@ class _ModuleBuilderDomainSet:
def __iadd__(self, domains):
for domain in flatten([domains]):
if not isinstance(domain, ClockDomain):
raise TypeError("Only clock domains may be added to `m.domains`, not {!r}"
.format(domain))
self._builder._add_domain(domain)
return self
def __setattr__(self, name, domain):
if not isinstance(domain, ClockDomain):
raise TypeError("Only clock domains may be added to `m.domains`, not {!r}"
.format(domain))
self._builder._add_domain(domain)