usb-tools/amaranth
1
0
Fork 0
Code Issues Pull requests Actions Packages Projects Releases Wiki Activity

fhdl.ir: fix port threading code.

Browse source
This commit is contained in:
whitequark 2018-12-12 13:00:50 +00:00
parent 0fac1f8d0f
commit ad9b45adcd
2 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
examples/alu_hier.py
View file

@ -56,4 +56,4 @@ class ALU:
alu = ALU(width=16) alu = ALU(width=16)
frag = alu.get_fragment(platform=None) frag = alu.get_fragment(platform=None)
# print(rtlil.convert(frag, ports=[alu.op, alu.a, alu.b, alu.o])) # print(rtlil.convert(frag, ports=[alu.op, alu.a, alu.b, alu.o]))
print(verilog.convert(frag, ports=[alu.op, alu.a, alu.b, alu.o, alu.add.o, alu.sub.o])) print(verilog.convert(frag, ports=[alu.op, alu.a, alu.b, alu.o]))

2
nmigen/fhdl/ir.py
View file

@ -66,7 +66,7 @@ class Fragment:
subfrag, sub_ins, sub_outs = subfrag.prepare(ports=self_used | ports, subfrag, sub_ins, sub_outs = subfrag.prepare(ports=self_used | ports,
clock_domains=clock_domains) clock_domains=clock_domains)
frag.subfragments[n] = (subfrag, name) frag.subfragments[n] = (subfrag, name)
ins |= sub_ins - self_driven ins -= sub_outs
outs |= ports & sub_outs outs |= ports & sub_outs
frag.add_ports(ins, outs) frag.add_ports(ins, outs)