vendor.xilinx_spartan_3_6: explain why ASYNC_REG is used. NFC.

This commit is contained in:
whitequark 2019-09-24 12:22:29 +00:00
parent d14366450b
commit b43d2d36e8

View file

@ -411,6 +411,11 @@ class XilinxSpartan3Or6Platform(TemplatedPlatform):
) )
return m return m
# The synchronizer implementations below apply the ASYNC_REG attribute. This attribute
# prevents inference of shift registers from synchronizer FFs, and constraints the FFs
# to be placed as close as possible, ideally in one CLB. This attribute only affects
# the synchronizer FFs themselves.
def get_ff_sync(self, ff_sync): def get_ff_sync(self, ff_sync):
if ff_sync._max_input_delay is not None: if ff_sync._max_input_delay is not None:
raise NotImplementedError("Platform {!r} does not support constraining input delay " raise NotImplementedError("Platform {!r} does not support constraining input delay "