fhdl, back: trace and emit source locations of values.
This commit is contained in:
parent
859c2dbcf0
commit
bb04c9e0da
5 changed files with 52 additions and 28 deletions
|
|
@ -4,6 +4,8 @@ from nmigen.genlib.cdc import *
|
|||
|
||||
|
||||
i, o = Signal(name="i"), Signal(name="o")
|
||||
frag = MultiReg(i, o).get_fragment(platform=None)
|
||||
m = Module()
|
||||
m.submodules += MultiReg(i, o)
|
||||
frag = m.lower(platform=None)
|
||||
# print(rtlil.convert(frag, ports=[i, o]))
|
||||
print(verilog.convert(frag, ports=[i, o]))
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue