usb-tools/amaranth
1
0
Fork 0
Code Issues Pull requests Actions Packages Projects Releases Wiki Activity

Fix commit 8313d6e7.

Browse source
This commit is contained in:
whitequark 2020-11-06 01:54:25 +00:00
parent 8313d6e71c
commit bb6a233626
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
nmigen/cli.py
View file

@ -2,7 +2,7 @@ import argparse
from .hdl.ir import Fragment from .hdl.ir import Fragment
from .back import rtlil, cxxrtl, verilog from .back import rtlil, cxxrtl, verilog
from .sim import pysim from .sim import Simulator
__all__ = ["main"] __all__ = ["main"]
@ -67,7 +67,7 @@ def main_runner(parser, args, design, platform=None, name="top", ports=()):
if args.action == "simulate": if args.action == "simulate":
fragment = Fragment.get(design, platform) fragment = Fragment.get(design, platform)
sim = pysim.Simulator(fragment) sim = Simulator(fragment)
sim.add_clock(args.sync_period) sim.add_clock(args.sync_period)
with sim.write_vcd(vcd_file=args.vcd_file, gtkw_file=args.gtkw_file, traces=ports): with sim.write_vcd(vcd_file=args.vcd_file, gtkw_file=args.gtkw_file, traces=ports):
sim.run_until(args.sync_period * args.sync_clocks, run_passive=True) sim.run_until(args.sync_period * args.sync_clocks, run_passive=True)