This website requires JavaScript.
Explore
Help
Sign In
usb-tools
/
amaranth
Watch
1
Star
0
Fork
You've already forked amaranth
0
Code
Issues
Pull requests
Actions
Packages
Projects
Releases
Wiki
Activity
2c80f35de4
amaranth
/
nmigen
/
back
History
whitequark
12e04e4ee5
back.pysim: wake up processes before ever committing any values.
...
Otherwise, the contract of the simulator to sync processes is not always fulfilled.
2019-01-21 16:00:25 +00:00
..
__init__.py
Initial commit.
2018-12-12 03:18:44 +00:00
pysim.py
back.pysim: wake up processes before ever committing any values.
2019-01-21 16:00:25 +00:00
rtlil.py
hdl.ast: give Assert and Assume their own src_loc.
2019-01-19 00:08:51 +00:00
verilog.py
back.verilog: better error message if Yosys is not found.
2019-01-13 08:10:23 +00:00