4922a73c5d
test_signed and test_coding are adjusted slightly to account for differences in comb propagation between the simulators; we might want to revert that eventually.
14 lines
314 B
Python
14 lines
314 B
Python
from ...compat import *
|
|
# from ...compat.fhdl import verilog
|
|
|
|
|
|
class SimCase:
|
|
def setUp(self, *args, **kwargs):
|
|
self.tb = self.TestBench(*args, **kwargs)
|
|
|
|
# def test_to_verilog(self):
|
|
# verilog.convert(self.tb)
|
|
|
|
def run_with(self, generator):
|
|
run_simulation(self.tb, generator)
|