| .. |
|
_toolchain
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
|
back
|
hdl.ast: support division and modulo with negative divisor.
|
2021-12-11 10:25:48 +00:00 |
|
build
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
|
compat
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
|
hdl
|
hdl.ast: support division and modulo with negative divisor.
|
2021-12-11 10:25:48 +00:00 |
|
lib
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
|
sim
|
sim.pysim: refuse to write VCD files with whitespace in signal names.
|
2021-12-11 11:12:25 +00:00 |
|
test
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
|
vendor
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
|
__init__.py
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
|
_unused.py
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
|
_utils.py
|
_utils: don't crash trying to flatten() strings.
|
2021-12-11 07:39:35 +00:00 |
|
asserts.py
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
|
cli.py
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
|
rpc.py
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
|
tracer.py
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
|
utils.py
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
