97 lines
3.1 KiB
Python
97 lines
3.1 KiB
Python
# amaranth: UnusedElaboratable=no
|
|
|
|
import unittest
|
|
|
|
from amaranth.hdl import *
|
|
from amaranth.asserts import *
|
|
from amaranth.sim import *
|
|
from amaranth.lib.scheduler import *
|
|
|
|
from .utils import *
|
|
|
|
|
|
class RoundRobinTestCase(unittest.TestCase):
|
|
def test_count(self):
|
|
dut = RoundRobin(count=32)
|
|
self.assertEqual(dut.count, 32)
|
|
self.assertEqual(len(dut.requests), 32)
|
|
self.assertEqual(len(dut.grant), 5)
|
|
|
|
def test_wrong_count(self):
|
|
with self.assertRaisesRegex(ValueError, r"Count must be a non-negative integer, not 'foo'"):
|
|
dut = RoundRobin(count="foo")
|
|
with self.assertRaisesRegex(ValueError, r"Count must be a non-negative integer, not -1"):
|
|
dut = RoundRobin(count=-1)
|
|
|
|
|
|
class RoundRobinSimulationTestCase(unittest.TestCase):
|
|
def test_count_one(self):
|
|
dut = RoundRobin(count=1)
|
|
sim = Simulator(dut)
|
|
def process():
|
|
yield dut.requests.eq(0)
|
|
yield; yield Delay(1e-8)
|
|
self.assertEqual((yield dut.grant), 0)
|
|
self.assertFalse((yield dut.valid))
|
|
|
|
yield dut.requests.eq(1)
|
|
yield; yield Delay(1e-8)
|
|
self.assertEqual((yield dut.grant), 0)
|
|
self.assertTrue((yield dut.valid))
|
|
sim.add_sync_process(process)
|
|
sim.add_clock(1e-6)
|
|
with sim.write_vcd("test.vcd"):
|
|
sim.run()
|
|
|
|
def test_transitions(self):
|
|
dut = RoundRobin(count=3)
|
|
sim = Simulator(dut)
|
|
def process():
|
|
yield dut.requests.eq(0b111)
|
|
yield; yield Delay(1e-8)
|
|
self.assertEqual((yield dut.grant), 1)
|
|
self.assertTrue((yield dut.valid))
|
|
|
|
yield dut.requests.eq(0b110)
|
|
yield; yield Delay(1e-8)
|
|
self.assertEqual((yield dut.grant), 2)
|
|
self.assertTrue((yield dut.valid))
|
|
|
|
yield dut.requests.eq(0b010)
|
|
yield; yield Delay(1e-8)
|
|
self.assertEqual((yield dut.grant), 1)
|
|
self.assertTrue((yield dut.valid))
|
|
|
|
yield dut.requests.eq(0b011)
|
|
yield; yield Delay(1e-8)
|
|
self.assertEqual((yield dut.grant), 0)
|
|
self.assertTrue((yield dut.valid))
|
|
|
|
yield dut.requests.eq(0b001)
|
|
yield; yield Delay(1e-8)
|
|
self.assertEqual((yield dut.grant), 0)
|
|
self.assertTrue((yield dut.valid))
|
|
|
|
yield dut.requests.eq(0b101)
|
|
yield; yield Delay(1e-8)
|
|
self.assertEqual((yield dut.grant), 2)
|
|
self.assertTrue((yield dut.valid))
|
|
|
|
yield dut.requests.eq(0b100)
|
|
yield; yield Delay(1e-8)
|
|
self.assertEqual((yield dut.grant), 2)
|
|
self.assertTrue((yield dut.valid))
|
|
|
|
yield dut.requests.eq(0b000)
|
|
yield; yield Delay(1e-8)
|
|
self.assertFalse((yield dut.valid))
|
|
|
|
yield dut.requests.eq(0b001)
|
|
yield; yield Delay(1e-8)
|
|
self.assertEqual((yield dut.grant), 0)
|
|
self.assertTrue((yield dut.valid))
|
|
sim.add_sync_process(process)
|
|
sim.add_clock(1e-6)
|
|
with sim.write_vcd("test.vcd"):
|
|
sim.run()
|