lib.fifo: clarify AsyncFIFO{,Buffered}.r_rst documentation. NFC.
This commit is contained in:
parent
47c79cf3c8
commit
24c4da2b2f
|
@ -290,8 +290,8 @@ class AsyncFIFO(Elaboratable, FIFOInterface):
|
||||||
r_data_valid="Valid if ``r_rdy`` is asserted.",
|
r_data_valid="Valid if ``r_rdy`` is asserted.",
|
||||||
r_attributes="""
|
r_attributes="""
|
||||||
r_rst : Signal(1), out
|
r_rst : Signal(1), out
|
||||||
Asserted while the FIFO is being reset by the write-domain reset (for at least one
|
Asserted, for at least one read-domain clock cycle, after the FIFO has been reset by
|
||||||
read-domain clock cycle).
|
the write-domain reset.
|
||||||
""".strip(),
|
""".strip(),
|
||||||
w_attributes="")
|
w_attributes="")
|
||||||
|
|
||||||
|
@ -469,8 +469,8 @@ class AsyncFIFOBuffered(Elaboratable, FIFOInterface):
|
||||||
r_data_valid="Valid if ``r_rdy`` is asserted.",
|
r_data_valid="Valid if ``r_rdy`` is asserted.",
|
||||||
r_attributes="""
|
r_attributes="""
|
||||||
r_rst : Signal(1), out
|
r_rst : Signal(1), out
|
||||||
Asserted while the FIFO is being reset by the write-domain reset (for at least one
|
Asserted, for at least one read-domain clock cycle, after the FIFO has been reset by
|
||||||
read-domain clock cycle).
|
the write-domain reset.
|
||||||
""".strip(),
|
""".strip(),
|
||||||
w_attributes="")
|
w_attributes="")
|
||||||
|
|
||||||
|
|
Loading…
Reference in a new issue