sim.pysim: reset testbenches on engine reset.
This commit is contained in:
parent
e24b9b4983
commit
48a2dc212b
|
@ -611,6 +611,8 @@ class PySimEngine(BaseEngine):
|
|||
self._state.reset()
|
||||
for process in self._processes:
|
||||
process.reset()
|
||||
for testbench in self._testbenches:
|
||||
testbench.reset()
|
||||
|
||||
def add_clock_process(self, clock, *, phase, period):
|
||||
self._processes.add(PyClockProcess(self._state, clock,
|
||||
|
|
Loading…
Reference in a new issue