genlib.cdc.MultiReg: pull in from Migen.
This commit is contained in:
parent
263d577323
commit
bc60631d68
3 changed files with 32 additions and 0 deletions
10
examples/cdc.py
Normal file
10
examples/cdc.py
Normal file
|
|
@ -0,0 +1,10 @@
|
|||
from nmigen.fhdl import *
|
||||
from nmigen.back import rtlil, verilog
|
||||
from nmigen.genlib.cdc import *
|
||||
|
||||
|
||||
sys = ClockDomain()
|
||||
i, o = Signal(name="i"), Signal(name="o")
|
||||
frag = MultiReg(i, o).get_fragment(platform=None)
|
||||
# print(rtlil.convert(frag, ports=[i, o], clock_domains={"sys": sys}))
|
||||
print(verilog.convert(frag, ports=[i, o], clock_domains={"sys": sys}))
|
||||
Loading…
Add table
Add a link
Reference in a new issue