| .. |
|
_toolchain
|
_toolchain.cxx: work around PyPy missing LDCXXSHARED sysconfig variable.
|
2020-08-27 06:53:14 +00:00 |
|
back
|
back.{verilog,rtlil}: adjust $verilog_initial_trigger insertion.
|
2020-10-25 01:59:46 +00:00 |
|
build
|
build.dsl: clean up inversion logic.
|
2020-10-26 19:50:21 +00:00 |
|
compat
|
sim: split into base, core, and engines.
|
2020-08-27 11:52:31 +00:00 |
|
hdl
|
hdl.dsl: error on Elif immediately nested in an If.
|
2020-10-22 13:23:06 +00:00 |
|
lib
|
lib.fifo.AsyncFFSynchronizer: check input and output signal width
|
2020-10-28 00:08:38 +00:00 |
|
sim
|
sim._pyrtl: sign extend RHS of assignment.
|
2020-10-22 16:08:38 +00:00 |
|
test
|
tests: keep comments up to date. NFC.
|
2020-10-15 17:02:50 +00:00 |
|
vendor
|
vendor.quicklogic: utilize internal SoC clock in EOS-S3
|
2020-10-30 18:11:25 +00:00 |
|
__init__.py
|
CI: fix code coverage collection.
|
2020-10-15 18:09:04 +00:00 |
|
_unused.py
|
_unused: extract must-use logic from hdl.ir.
|
2020-02-01 01:35:05 +00:00 |
|
_utils.py
|
hdl.ir: allow disabling UnusedElaboratable warning in file scope.
|
2019-10-26 06:17:14 +00:00 |
|
asserts.py
|
hdl.ast,back.rtlil: implement Cover.
|
2019-09-03 01:32:24 +00:00 |
|
cli.py
|
cli: Improve help texts
|
2020-08-22 14:41:37 +00:00 |
|
rpc.py
|
rpc: add public Records as module ports.
|
2019-09-30 18:28:21 +00:00 |
|
tracer.py
|
tracer: fix get_var_name() to work on toplevel attributes.
|
2020-05-17 19:51:58 +00:00 |
|
utils.py
|
{,_}tools→{,_}utils
|
2019-10-13 18:53:38 +00:00 |
