usb-tools/amaranth
1
0
Fork 0
Code Issues Pull requests Actions Packages Projects Releases Wiki Activity

build/plat: implement an override disabling debug Verilog generation.

Browse source 
Currently debug Verilog generation can take many 10's of seconds.
A new override can now be passed as `AMARANTH_debug_verilog`=0 on
the environment or by setting the `debug_verilog` keyword argument
to `Platform.build()` or `Platform.prepare_toolchain()` to `False`.

Fixes #623.
This commit is contained in:
Irides 2022-04-05 15:43:30 -05:00 committed by Catherine
parent 9eb208c332
commit ee9da63287
1 changed files with 5 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
amaranth/build/plat.py
View file

@ -367,6 +367,9 @@ class TemplatedPlatform(Platform):
strip_internal_attrs=True, write_verilog_opts=opts) strip_internal_attrs=True, write_verilog_opts=opts)
def emit_debug_verilog(opts=()): def emit_debug_verilog(opts=()):
if not get_override_flag("debug_verilog"):
return "/* Debug Verilog generation was disabled. */"
else:
return verilog._convert_rtlil_text(rtlil_text, return verilog._convert_rtlil_text(rtlil_text,
strip_internal_attrs=False, write_verilog_opts=opts) strip_internal_attrs=False, write_verilog_opts=opts)