whitequark
|
4948162f33
|
hdl.ir: rename .get_fragment() to .elaborate().
Closes #9.
|
2019-01-26 02:31:12 +00:00 |
|
|
whitequark
|
6f66885c09
|
lib.io: lower to platform-independent tristate buffer.
|
2019-01-14 16:50:04 +00:00 |
|
|
whitequark
|
011bf2258e
|
hdl: make ClockSignal and ResetSignal usable on LHS.
Fixes #8.
|
2019-01-14 15:38:16 +00:00 |
|
|
whitequark
|
92a96e1644
|
hdl.rec: add basic record support.
|
2018-12-28 13:22:10 +00:00 |
|
|
whitequark
|
470d66934f
|
hdl.dsl: add support for fsm.ongoing().
|
2018-12-27 16:19:01 +00:00 |
|
|
whitequark
|
597d778cf6
|
examples: add an FSM usage example (UART receiver).
|
2018-12-26 10:10:27 +00:00 |
|
|
whitequark
|
cf79738744
|
cli: new module, for basic design generaton/simulation.
|
2018-12-23 00:06:58 +00:00 |
|
|
whitequark
|
a061bfaa6c
|
hdl.mem: tie rdport.en high for asynchronous or transparent ports.
|
2018-12-21 04:22:16 +00:00 |
|
|
whitequark
|
2b4a8510ca
|
back.rtlil: implement memories.
|
2018-12-21 01:55:59 +00:00 |
|
|
whitequark
|
f7fec804ec
|
ir: allow non-Signals in Instance ports.
|
2018-12-20 23:40:40 +00:00 |
|
|
whitequark
|
c7f9386eab
|
fhdl.ir: add black-box fragments, fragment parameters, and Instance.
|
2018-12-17 22:55:39 +00:00 |
|
|
whitequark
|
850674637a
|
back.rtlil: implement Array.
|
2018-12-17 01:15:23 +00:00 |
|
|
whitequark
|
1adf58f561
|
examples: rename clkdiv/ctrl to ctr/ctr_ce.
|
2018-12-15 20:42:52 +00:00 |
|
|
whitequark
|
b5a1efa0c8
|
Move star imports to make from nmigen import * usable.
|
2018-12-15 14:20:10 +00:00 |
|
|
whitequark
|
9307a31678
|
back.pysim: Simulator({gtkw_signals→traces}=).
|
2018-12-14 15:23:22 +00:00 |
|
|
whitequark
|
dd00b5e2d6
|
back.pysim: more general clean-up.
|
2018-12-14 12:46:04 +00:00 |
|
|
whitequark
|
a10791e160
|
back.pysim: if requested, write a gtkw file with a useful preset.
|
2018-12-14 08:04:29 +00:00 |
|
|
whitequark
|
3bb7a87e0f
|
back.pysim: implement "sync processes", like migen.sim generators.
|
2018-12-14 05:13:58 +00:00 |
|
|
whitequark
|
d791b77cc8
|
back.pysim: allow suspending processes until a tick in a domain.
|
2018-12-14 04:33:06 +00:00 |
|
|
whitequark
|
6a4004ef8d
|
back.pysim: fix handling of process termination.
|
2018-12-13 18:17:58 +00:00 |
|
|
whitequark
|
fb27c2520b
|
back.pysim: new simulator backend (WIP).
|
2018-12-13 18:02:46 +00:00 |
|
|
whitequark
|
bb04c9e0da
|
fhdl, back: trace and emit source locations of values.
|
2018-12-13 11:44:06 +00:00 |
|
|
whitequark
|
72257b6935
|
fhdl.ir: implement clock domain propagation.
|
2018-12-13 11:01:03 +00:00 |
|
|
whitequark
|
932f1912a2
|
fhdl.dsl: use less error-prone Switch/Case two-level syntax.
|
2018-12-13 07:11:06 +00:00 |
|
|
whitequark
|
ad9b45adcd
|
fhdl.ir: fix port threading code.
|
2018-12-12 13:00:50 +00:00 |
|
|
whitequark
|
0fac1f8d0f
|
fhdl.dsl: comb/sync/sync.pix→d.comb/d.sync/d.pix.
|
2018-12-12 12:38:24 +00:00 |
|
|
whitequark
|
bc60631d68
|
genlib.cdc.MultiReg: pull in from Migen.
|
2018-12-12 10:12:35 +00:00 |
|
|
whitequark
|
851ed06769
|
ClockDomain.{rst→reset}, for consistency with ResetInserter.
nmigen.compat.ClockDomain would alias this, for Migen compatibility.
|
2018-12-12 09:49:02 +00:00 |
|
|
whitequark
|
4d3258013d
|
Initial commit.
|
2018-12-12 03:18:44 +00:00 |
|