| .. |
|
_toolchain
|
Drop support for Python 3.6.
|
2022-04-04 09:39:28 +00:00 |
|
back
|
back.verilog: Fix strip_internal_attrs
|
2022-01-27 06:42:59 +00:00 |
|
build
|
build/plat: implement an override disabling debug Verilog generation.
|
2022-04-05 23:09:43 +00:00 |
|
compat
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
|
hdl
|
hdl.ir: reject elaboratables that elaborate to themselves.
|
2021-12-11 12:40:05 +00:00 |
|
lib
|
lib.fifo: clarify AsyncFIFO{,Buffered}.r_rst documentation. NFC.
|
2021-12-13 09:53:57 +00:00 |
|
sim
|
sim: Fix clock phase in add_clock having to be specified in ps.
|
2022-02-04 16:46:52 +00:00 |
|
test
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
|
vendor
|
vendor.lattice_machxo_2_3l: add support for the internal oscillator, OSCH.
|
2022-04-06 04:12:52 +00:00 |
|
__init__.py
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
|
_unused.py
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
|
_utils.py
|
_utils: don't crash trying to flatten() strings.
|
2021-12-11 07:39:35 +00:00 |
|
asserts.py
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
|
cli.py
|
back.rtlil,cli: allow suppressing generation of src attributes.
|
2021-12-11 11:38:40 +00:00 |
|
rpc.py
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
|
tracer.py
|
tracer: add Python 3.11 support.
|
2022-06-30 18:20:18 +00:00 |
|
utils.py
|
Rename nMigen to Amaranth HDL.
|
2021-12-10 10:34:13 +00:00 |
