.. |
compat
|
*: remove unused imports
|
2021-05-18 20:18:55 +00:00 |
__init__.py
|
tests: move out of the main package.
|
2020-08-27 00:33:31 +00:00 |
test_build_dsl.py
|
build.dsl: clean up inversion logic.
|
2020-10-26 19:50:21 +00:00 |
test_build_plat.py
|
build.plat: TemplatedPlatform.iter_extra_files→Platform.iter_files.
|
2020-11-10 05:30:30 +00:00 |
test_build_res.py
|
tests: move out of the main package.
|
2020-08-27 00:33:31 +00:00 |
test_compat.py
|
tests: move out of the main package.
|
2020-08-27 00:33:31 +00:00 |
test_examples.py
|
tests: move out of the main package.
|
2020-08-27 00:33:31 +00:00 |
test_hdl_ast.py
|
hdl.ast: handle int subclasses as slice start/stop values.
|
2021-03-18 23:52:23 +00:00 |
test_hdl_cd.py
|
tests: move out of the main package.
|
2020-08-27 00:33:31 +00:00 |
test_hdl_dsl.py
|
tests.hdl.dsl: add tests for mis-nested Switch/Case and FSM/State statements
|
2021-05-11 02:41:32 +00:00 |
test_hdl_ir.py
|
hdl.ir: Update error message for Instance arguments
|
2020-10-18 23:55:46 +00:00 |
test_hdl_mem.py
|
tests: move out of the main package.
|
2020-08-27 00:33:31 +00:00 |
test_hdl_rec.py
|
nmigen.hdl.rec: restore Record.shape().
|
2020-11-17 19:36:58 +00:00 |
test_hdl_xfrm.py
|
hdl.ast: deprecate UserValue in favor of ValueCastable.
|
2020-11-06 02:21:53 +00:00 |
test_lib_cdc.py
|
lib.fifo.AsyncFFSynchronizer: check input and output signal width
|
2020-10-28 00:08:38 +00:00 |
test_lib_coding.py
|
sim: split into base, core, and engines.
|
2020-08-27 11:52:31 +00:00 |
test_lib_fifo.py
|
lib.fifo.AsyncFIFOBuffered: fix output register accounting
|
2021-01-06 01:05:46 +00:00 |
test_lib_io.py
|
sim: split into base, core, and engines.
|
2020-08-27 11:52:31 +00:00 |
test_lib_scheduler.py
|
sim: split into base, core, and engines.
|
2020-08-27 11:52:31 +00:00 |
test_sim.py
|
*: remove unused imports
|
2021-05-18 20:18:55 +00:00 |
test_toolchain_cxx.py
|
_toolchain.cxx: new toolchain.
|
2020-08-27 06:39:00 +00:00 |
utils.py
|
*: remove unused imports
|
2021-05-18 20:18:55 +00:00 |