whitequark
|
e230383aac
|
back.pysim: make initial phase configurable.
|
2018-12-14 16:46:16 +00:00 |
|
|
whitequark
|
88970ee29f
|
pysim.back: fix add_sync_process wrapper to handle signals correctly.
|
2018-12-14 16:21:53 +00:00 |
|
|
whitequark
|
9307a31678
|
back.pysim: Simulator({gtkw_signals→traces}=).
|
2018-12-14 15:23:22 +00:00 |
|
|
whitequark
|
e3f32a1faf
|
back.pysim: better naming. NFC.
|
2018-12-14 15:21:13 +00:00 |
|
|
whitequark
|
474d46ced8
|
back.pysim: implement most operators and add tests.
|
2018-12-14 14:21:22 +00:00 |
|
|
whitequark
|
d9aaf0114b
|
back.pysim: close .vcd/.gtkw files on context manager exit.
|
2018-12-14 13:59:03 +00:00 |
|
|
whitequark
|
1655b59d1b
|
back.pysim: show more legible names for processes in errors.
|
2018-12-14 13:50:19 +00:00 |
|
|
whitequark
|
625c55a3b8
|
back.pysim: throw exceptions back at processes.
|
2018-12-14 13:43:25 +00:00 |
|
|
whitequark
|
654722ce14
|
back.pysim: add gtkw traces even more robustly.
|
2018-12-14 13:43:08 +00:00 |
|
|
whitequark
|
7d3f7f277a
|
back.pysim: accept (and evaluate) generator functions.
|
2018-12-14 13:32:30 +00:00 |
|
|
whitequark
|
7fc9f98b98
|
back.pysim: skip VCD signal population if VCD is not requested.
|
2018-12-14 13:32:30 +00:00 |
|
|
whitequark
|
3ad79ec690
|
back.pysim: allow processes to evaluate expressions.
|
2018-12-14 13:32:30 +00:00 |
|
|
whitequark
|
dd00b5e2d6
|
back.pysim: more general clean-up.
|
2018-12-14 12:46:04 +00:00 |
|
|
whitequark
|
1b7f8c7950
|
back.pysim: general clean-up.
|
2018-12-14 12:22:03 +00:00 |
|
|
whitequark
|
105113f1d8
|
back.pysim: accept any valid assignments from processes.
|
2018-12-14 12:18:41 +00:00 |
|
|
whitequark
|
240a40c2c2
|
back.pysim: robustly retrieve vcd names for clk/rst when writing gtkw.
|
2018-12-14 10:57:13 +00:00 |
|
|
whitequark
|
b34c1a9ad0
|
back.pysim: undriven comb signals should return to reset value.
|
2018-12-14 09:12:38 +00:00 |
|
|
whitequark
|
b58715c5dc
|
ast, back.pysim: allow specifying user-defined decoders for signals.
|
2018-12-14 09:02:29 +00:00 |
|
|
whitequark
|
bb843cb40c
|
back.pysim: fix completely broken codegen for Switch.
|
2018-12-14 08:51:36 +00:00 |
|
|
whitequark
|
6aefd0c04c
|
back.pysim: raise an exception if delta cycles blow a process deadline.
|
2018-12-14 08:10:21 +00:00 |
|
|
whitequark
|
a10791e160
|
back.pysim: if requested, write a gtkw file with a useful preset.
|
2018-12-14 08:04:29 +00:00 |
|
|
whitequark
|
cb998d891b
|
back.pysim: explain how delta cycles work.
|
2018-12-14 07:26:26 +00:00 |
|
|
whitequark
|
e4d08d2855
|
back.pysim: delay clock processes by one half period.
Makes it easier to see initial delta cycles.
|
2018-12-14 05:17:43 +00:00 |
|
|
whitequark
|
3bb7a87e0f
|
back.pysim: implement "sync processes", like migen.sim generators.
|
2018-12-14 05:13:58 +00:00 |
|
|
whitequark
|
d791b77cc8
|
back.pysim: allow suspending processes until a tick in a domain.
|
2018-12-14 04:33:06 +00:00 |
|
|
whitequark
|
3e59d857e1
|
back.pysim: use bare ints for signal values (-5% runtime).
|
2018-12-14 03:05:57 +00:00 |
|
|
whitequark
|
b09f4b10ee
|
back.pysim: collect handlers before running (-5% runtime).
|
2018-12-13 18:34:44 +00:00 |
|
|
whitequark
|
a7ebc02bdd
|
back.pysim: allow multiple registered handlers per signal.
|
2018-12-13 18:28:11 +00:00 |
|
|
whitequark
|
6a4004ef8d
|
back.pysim: fix handling of process termination.
|
2018-12-13 18:17:58 +00:00 |
|
|
whitequark
|
fb27c2520b
|
back.pysim: new simulator backend (WIP).
|
2018-12-13 18:02:46 +00:00 |
|
|
whitequark
|
07c818e077
|
fhdl.ir: move Fragment prepare logic from back.rtlil.
|
2018-12-13 14:34:07 +00:00 |
|
|
whitequark
|
ac498414ab
|
back.verilog: remove debug code.
|
2018-12-13 13:42:54 +00:00 |
|
|
whitequark
|
90f1503c91
|
fhdl.ir: record port direction explicitly.
No point in recalculating this in the backend when writing RTLIL or
Verilog port directions.
|
2018-12-13 13:12:31 +00:00 |
|
|
whitequark
|
6251c95d4e
|
compat.genlib.fsm: import/wrap Migen code.
|
2018-12-13 12:41:19 +00:00 |
|
|
whitequark
|
bb04c9e0da
|
fhdl, back: trace and emit source locations of values.
|
2018-12-13 11:44:06 +00:00 |
|
|
whitequark
|
859c2dbcf0
|
back.rtlil: never give subfragment cells names starting with $.
|
2018-12-13 11:30:16 +00:00 |
|
|
whitequark
|
72257b6935
|
fhdl.ir: implement clock domain propagation.
|
2018-12-13 11:01:03 +00:00 |
|
|
whitequark
|
fde2471963
|
fhdl.ir: remove iter_domains().
|
2018-12-13 10:18:57 +00:00 |
|
|
whitequark
|
f4340c19bb
|
fhdl: cd_name→domain.
|
2018-12-13 10:15:01 +00:00 |
|
|
whitequark
|
d2e2d00e45
|
fhdl.cd: rename ClockDomain.{reset→rst}.
|
2018-12-13 07:27:27 +00:00 |
|
|
whitequark
|
4e32f6b8de
|
back.verilog: detect undriven public wires using Yosys.
This should never happen, and is certainly a logic bug in nMigen.
|
2018-12-13 04:59:48 +00:00 |
|
|
whitequark
|
27d3dfc453
|
back.rtlil: fix swapped operands in sync assign.
|
2018-12-13 04:34:22 +00:00 |
|
|
whitequark
|
6c7f98e964
|
back.rtlil: explain logic for CD reset insertion.
|
2018-12-13 03:51:00 +00:00 |
|
|
whitequark
|
2c67a620ee
|
back.rtlil: explicitly set the top module.
|
2018-12-13 03:50:04 +00:00 |
|
|
whitequark
|
4df5c5de65
|
fhdl.ir: explain how port enumeration works.
|
2018-12-13 03:31:13 +00:00 |
|
|
whitequark
|
f86ec1e7ef
|
back.rtlil: explain how RTLIL conversion works.
|
2018-12-13 03:22:01 +00:00 |
|
|
whitequark
|
a17a9e355d
|
back.rtlil: give clocks and resets nicer names.
|
2018-12-13 02:43:02 +00:00 |
|
|
whitequark
|
b42620e490
|
back.rtlil: match shape of $mux ports A/B/Y.
|
2018-12-13 02:35:46 +00:00 |
|
|
whitequark
|
f0f4c0ce61
|
fhdl.ast: bits_sign→shape.
|
2018-12-13 02:06:58 +00:00 |
|
|
whitequark
|
0fac1f8d0f
|
fhdl.dsl: comb/sync/sync.pix→d.comb/d.sync/d.pix.
|
2018-12-12 12:38:24 +00:00 |
|
|
whitequark
|
aab01d9e59
|
fhdl.ast.Signal: implement attrs field.
|
2018-12-12 11:30:40 +00:00 |
|
|
whitequark
|
851ed06769
|
ClockDomain.{rst→reset}, for consistency with ResetInserter.
nmigen.compat.ClockDomain would alias this, for Migen compatibility.
|
2018-12-12 09:49:02 +00:00 |
|
|
whitequark
|
4d3258013d
|
Initial commit.
|
2018-12-12 03:18:44 +00:00 |
|